HP / Keysight / Agilent E1454A Overview
Response pattern clocks are delayed on the Timing Module so that timing is correct at the DUT. Pin-to-pin skew on the pattern I/O lines is compensated for, resulting in a system that is always within specifications. The pattern I/O pods also provide inputs for tri-state control and external clock.